IC packages are getting thinner to facilitate thinner devices. Labels and tags are getting smarter. Electronics are starting to bend, and reliability is in question. Semiconductor-on-Polymer (SoP) Chip Scale Packaging (CSP) is enabling ultra-thin flexible hybrid electronics and sensors today. This presentation shares the development of SoP CSP direct interconnect (DI) assembly that has progressed from 24-pin attachment to System-on-Chip assembly of DI pitch at ≤100um in flexible hybrid electronics. Chip Scale Packaging (CSP) defines the logical end of IC package scaling in the package surface area (2D) as package area and IC size converge, for example in direct chip attach (DCA) applications. Scaling thickness is a key metric in packaging evolution. Die thickness is a key contributor to DCA and FC-BGA IC package thickness. SoP can be extended to IC packaging, by facilitating package thickness reduction and improved reliability for CSP/DCA and FC-BGA packages. The presentation also shows the technology roadmap for SoP application to IC packaging.
I. Introduction
IC packages are getting thinner to facilitate thinner devices. Labels and tags are getting smarter. Electronics are starting to bend. Consumers think thin is cool. Scaling thickness has, and continues to be, a key metric in packaging evolution. Chip Scale Packaging (CSP) defines the logical end of package scaling in the case of bare die, with Direct Chip Attach (DCA) being the 2D (x-y axis) limit for IC packaging. Die thickness reduction addresses the IC package z-axis for DCA and FC-BGA to the smallest packages possible. Technology and reliability advances in ultra-thin Semiconductor-on-Polymer (SoP) CSP and direct interconnect assembly are enabling flexible hybrid electronics and sensors today. Semiconductor-on-Polymer (SoP) DCA results in ultra-thin semiconductor materials that are less than the thickness possible with bare die. SoP was initially introduced to the flexible electronics market, but now the technology has gained interest for conventional IC packaging. The initial area of interest is low profile, low-mid I/O, DCA type applications. Advanced SoP DCA is an ultrathin packaging technology that is capable of complete die encapsulation using wafer level processing. SoP can also be applied to higher I/O devices in FC-BGA packages for thinner z-axis profiles.
II. Semiconductor-on-Polymer (SoP)
Technology and reliability advances in ultra-thin Semiconductor-on-Polymer (SoP) CSP and direct interconnect assembly is enabling flexible hybrid electronics and sensors today. In the past, CSP's have been defined as a package that is 1.2X the size of the die [1] . However, some types of CSPs maintain their package size as the internal silicon die reduces in size as a result of the fabrication lithography process gets smaller (die shrink). This effect changes the package to die size ratio. As CSP's have evolved, the definition has changed to "near die size" packages with a ball pitch of 1mm or less. SoP extends DCA package volume reduction.
Bare die start losing their mechanical integrity as they are thinned. Ultra-thin bare die for commercial applications are generally limited to no less than 75um in thickness [2] . At thicknesses below 20um they become too fragile to reasonably handle for DCA and eventually unable to maintain functionality unless reinforced. Ultra-thin applications like chip stacking and 3-D integration are current examples of ultra-thin die reinforcement. In SoP CSP, ultra-thin die down to silicon thicknesses of 0.2um have been demonstrated as robust for SMT and are capable of being handled and assembled in DCA. Major features of SoP CSP include extreme die thickness scaling and improved reliability. Package thickness scaling has reduced to ~1.0mm [3] . Further reduction in thickness has been demonstrated with direct chip attach at 0.075mm (75um), but with the loss of package encapsulation. SoP has been shown to reduce total package thickness to less than 0.030mm (30um) and include full encapsulation using polyimide materials. Device packaging thickness scaling is shown in Fig. 1 .
Ultra-thin SoP CSP, shown in the cross-section of Fig. 2 , implements full die encapsulation using materials such as polyimides to maintain robust mechanical integrity for ultrathin semiconductors and interconnects while adding a protective exterior coating to the chip [4] . SoP CSP devices are often sold under the trade name of FleX™-ICs. Silicon and interconnect layers at this thickness, when encapsulated in polyimide, have been demonstrated to achieve radius of curvature (RoC) of less than 5mm without failure. Fig. 2 illustrates that total CSP thickness is typically 30um or less. The wafer level process is capable of sidewall protection without the need for reconstitution during processing. Wafer level processing is less complex and likely lower cost than competing thin die protection processes such as edge encapsulation (CSP area that is greater than die area) and DBF (die backside film) for die backside protection. Table I . SoP CSP is undergoing further characterization for conventional applications. This includes testing that is typical of non-hermetic fully encapsulated parts (Table II) .
Flip-chip is the preferred method for assembly of SoP CSP. The ultra-thin package technology feature is fully utilized using Direct Interconnect (DI). Direct interconnect is defined as the die pad interconnect technology where the pad is connected directly to a board pad of equivalent size and spacing. Direct interconnect is common for low pad count devices such as RFID, NFC and other DCA applications. Direct interconnect is not typically considered for higher pin count devices…until now. SoP CSP DI assembly has progressed from 24-pin attachment to Systemon-Chip assembly of DI pitch at ≤100um [5] . The technology roadmap for SoP CSP evolution is focused today on ICs with I/O counts of 100 or less (Fig. 3) . 
IV. Ultra-Thin IC packaging Call to Action
Implementation of ultra-thin IC packaging require demonstration and reliability in actual IC packages for acceptance. System designers that embrace ultra-thin electronics are called to create a vision for putting intelligent electronics into places and things never before possible. Reliability leaders are encouraged to test and model new characteristics of mechanically stressed ultra-thin electronics, to expand test procedures and standards to include physical deformations, to report these results, and to challenge the industry to further improve. Hardware matters -Let's build some new technology.
V. Conclusion
Electronic system requirements are getting thinner. Deformation and bending are natural conditions that must be accommodated in order for future systems to be reliable. SoP CSP has been demonstrated as the thinnest and most reliable capability yet for ICs in ultra-thin and flexible applications. Continued development of the SoP technology roadmap is necessary to fully determine the reliability required, and possible, for new thin electronic systems and for extending SoP capability for high pin count devices.
